
***EE290 A: Advanced Topics in CAD
Component Based Design
of Electronic Systems
Lecture 10***

Professor Kurt Keutzer

**Department of Electrical Engineering and
Computer Sciences**

University of California at Berkeley


Spring 1999

Why components?

Why are components/IP blocks an attractive way to design electronic systems today?


What are the alternative design methodologies?

NRTS: Raw Silicon Capability




Total microprocessor tr. ◆ Microprocessor logic tr.cm2 ◆ ASIC logic tr. cm2 ◆

Design Productivity




NRTS: Prediction - Increasing design reuse




Alternative: El Greco design flow

Alternative is
synthesis from a
very high-level
description -
e.g. El
Greco/Synopsys




Design Productivity by Approach




To Design, Implement, Verify ...

		10M tr/2.5M gates Staff Months	24M tr/6M Staff Months	64M tr/16M Staff Months
		62.5	150	400
Beh		125	300	800
RTL		625	1500	4000
gate		6250	15,000	40,000
tr		62,500	150,000	400,000


Even for 10M transistors ...




Productivity vs. QOR



Productivity vs. QOR



After only one process generation



Moral of the Story

Each process generation will

- **Make it twice as easy to realize a fixed (e.g. 66MHz.) timing spec**
- **Make it twice as easy to realize a fixed (e.g. 100 mm) area requirement**
- **Make time-to-market requirements 20% more stringent**

Time is always on the side of more productive EDA tools/methodologies, but current high-productivity synthesis methodologies are still not meeting QOR requirements

Why components? - summary

Increasing re-use of intellectual property

blocks/components is the consensus because:

- **Moore's law continues to provide significantly greater silicon capability**
- **Significant productivity improvements are required**
- **Alternative methodologies are not coming forward - and the implementation quality does not meet requirements**


What type of components?

What type of components?

- **What size of component?**
- **What type/capability of component?**

Delay degradation in DSM

- With scaling processes, interconnect delay becomes a decreasing portion of stage delay, *even with noise*



Dynamic Power Analysis, 50K blocks


Parameters:

Packing density from NTRS

Switching activity = 0.15

Device sizing set at W/L = 20

Routing density set at 0.4 (M1/2) and 0.2 (M3/4)



- **50K blocks**


- Analysis focuses on dense std. cell logic parts of an ASIC

- Frequency set according to NTRS

- Power density is roughly constant through scaling


Dynamic Power Analysis, 100K & 200K Blocks

Parameters: Packing density from NTRS
Switching activity = 0.15
Device sizing set at W/L = 20
Routing density set at 0.4 (M1/2) varied from 0.2 to 0.3 (M3/4)



- Various block sizes
- Normalized to 50K gate block performance
- Numbers are relatively independent of technology generation

Within a 50K - 100K Module



75 - 100% delay in gates



3.5 μ - 1.0 μ

1980 - 1990

.18 μ - 0.1 μ

1998 - 2005


This flow should work OK for blocks of 50-100K gates and should continue to work OK in the future



Proper sizing within flow is absolutely required

- typically: size down then up
- try: size up- then down

Is 100K too small? Look at Dec Alpha





digital

Details (Alpha 21264)

<i>Unit</i>	<i>#</i>	<i>Aspect Ratio</i>	<i># Transistors</i>
<i>Instruction cache</i>	<i>1</i>	<i>0.73</i>	<i>2.9M *</i>
<i>ITB</i>	<i>1</i>	<i>0.56</i>	<i>284k</i>
<i>PC</i>	<i>1</i>	<i>0.91</i>	<i>488k</i>
<i>Branch Predictor</i>	<i>1</i>	<i>0.53</i>	<i>337k</i>
<i>Data cache</i>	<i>1</i>	<i>0.82</i>	<i>2.8M *</i>
<i>DTB</i>	<i>2</i>	<i>0.74</i>	<i>419k</i>
<i>MBox</i>	<i>1</i>	<i>0.61</i>	<i>586k</i>
<i>LD/ST Reorder Unit</i>	<i>1</i>	<i>0.78</i>	<i>612k</i>
<i>L2 Cache/System IO</i>	<i>1</i>	<i>0.79</i>	<i>596k</i>
<i>Integer Exec</i>	<i>2</i>	<i>0.75</i>	<i>290k</i>
	<i>2</i>	<i>0.54</i>	<i>404k</i>
<i>Integer Queue</i>	<i>1</i>	<i>0.5</i>	<i>617k</i>
<i>Integer Reg File</i>	<i>2</i>	<i>0.91</i>	<i>217k</i>
<i>Integer Mapper</i>	<i>1</i>	<i>0.71</i>	<i>432k</i>
<i>FP div/sort</i>	<i>1</i>	<i>0.57</i>	<i>252K</i>
<i>FP add</i>	<i>1</i>	<i>0.97</i>	<i>429k</i>
<i>FP Queue</i>	<i>1</i>	<i>0.81</i>	<i>515k</i>
<i>FP Reg File</i>	<i>1</i>	<i>0.67</i>	<i>296k</i>
<i>FP Mapper</i>	<i>1</i>	<i>0.81</i>	<i>515k</i>
<i>FP mul</i>	<i>1</i>	<i>0.61</i>	<i>725k</i>
<i>uP</i>	<i>24</i>	<i>0.81</i>	<i>15.2M</i>

Details of Block Size




A. Tabbara - UC Berkeley

Components: Next Generation SSI?

- **Gary Smith, Principal Analyst at Dataquest writes:**
- **“The amount of confusion within the CAD community has been the big surprise in the effort to develop System Level Integration (SLI) design methodology. ... How do you design a million gate IC ? ... Fortunately Kurt Keutzer gets it. The first thing we needed to know was the optimum size of a basic SLI library element. The work, at Berkeley, now tells us it’s 50,000 gates. So we have defined today’s SSI. Now the challenge is to develop the 200 to 400 basic library elements needed to really do SLI design. ”**

Design Paradigm: Re-useable IP

Achieve required design productivity
by *assembling* re-useable
blocks of *intellectual property (IP)*



What type of component? Reuse at what level?

Entire sub-system

- e.g. MPEG

Large module

- DCT, motion estimation

Sub-module

- Filter, multiplier

Primitive component

- gate, full-adder

“We want to reuse at the highest level that we can.” -

Lance Mills, HP

Type/Functionality of Components

Video: MPEG, DVD, HDTV

Audio: MP3, voice recognition

Processors: CPUs, DSPs, Java

Networking: ATM, Ethernet,

ISDN, FibreChannel, SONET

Bus: PCI, USB, IEEE 1394

Memory: SRAM, ROM, CAM

Wireless: CDMA, TDMA

Communication: modems, transceivers

Coding: speech, Viterbi, Reed-Solomon

Display drivers/controllers: TFT

Other: sensors, encryption/decryption, GPS

Power PC core: 3.1mm² in 0.35μ

ARM Core: 3.8 mm² in 0.35μ

MPEG2 Decoder: ~65k gates

PCI Bus: ~8k gates

Ethernet MAC: ~7k gates (soft)

RSA Encryption: ~7k gates

Niraj Shah


How will components be implemented?

What are the most promising implementation media?

- **SW**
 - SW running on a standard processor - MIPS R4000
 - SW running on a tailored processor - TI TMS320C54
 - SW for a configurable processor - XTENSA
 - SW for an application-specific processor - C-Cube MPEG decoder
- **HW**
 - hard - actual layout
 - firm - netlist
 - soft - synthesizable RTL model in VHDL?/ Verilog?

The aim of this course is to make us the authority on these questions!

How much do we lose in hard vs soft IP?



What do we gain with soft vs. hard IP?

FAB portability - soft, firm IP is migratable to multiple processes

Modifiability - soft IP can be user modified (a plus?)

Process migratability - a soft, firm IP design can more easily be migrated to the next process generation


Wider range of QOR of implementation

Interconnect Complexities

Pileggi - CMU



Interconnect effects play a major role in the increasing costs for large hard-block design styles

Without new Circuit Fabrics and the flexibility they offer, interconnect problems will significantly impact performance and cost for emerging IC technologies



Block sizes cannot grow as rapidly as chip sizes since block design becomes increasingly more difficult --- each block is a chip design over multiple configurations



If the blocks are inflexible, the *global* wiring problems begin to dominate all aspects of performance quality and system cost



Larger chip with finer feature sizes

With soft, flexible *Fabrics*, the system assembly can more thoroughly exploit the available technology

The interconnect problem is controlled via: soft boundaries for area re-shaping; re-synthesis and re-mapping for timing; smart wires; and top-down specified *Fabric* synthesis



**Superior timing,
power and cost**

What methodology will prevail?

Objected oriented

- Top down
- Correct by construction
- Highly sophisticated user
- Intelligence of the system is more in the tools than the IP
- Interfaces are carefully tuned for application
- High performance oriented

Component-oriented

- Bottom up
- Robust and error tolerant
- Relatively unsophisticated user
- Intelligence is in the IP, tools are relatively simple
- Standard ``plug and play'' interfaces for a broad range of applications
- High productivity oriented

Outline of issues

Why components?

- Raw silicon capability
- Design productivity

What type of components?

- What size of component?
- What type/capability of component?

How will they be implemented?

- Review of implementation alternatives

What methodologies are likely to succeed?

- Object-oriented vs. component-oriented

Who are the players?

- foundries,
- fabless semiconductor, 3rd party IP providers, vertical semiconductor,
- system companies

Which design styles are likely to predominate

- Time-to market (productivity)
- Features
 - Process portability
 - In-field up-gradability, programmability
 - Quality of results

Interrelationship of issues

