

EE290 A: Advanced Topics in CAD Component Based Design of Electronic Systems

Professors Kurt Keutzer and Richard Newton
Department of Electrical Engineering and Computer
Sciences
University of California at Berkeley
Spring 1999

Outline

- *Raw trends*
- **Implication of trends - SOC/component based design**
- **Challenges in component based design**
- **Homework 1**

Semiconductor Capital Investment




Kurt Keutzer & Richard Newton

Source: Dataquest

3

Moore's Law


Transistors



Kurt Keutzer & Richard Newton

4


NTRS: Microprocessor: total transistors/chip



Kurt Keutzer & Richard Newton

5

NRTS: ASIC/Microprocessor logic transistors




Total microprocessor tr. ◆ Microprocessor logic tr.cm2 ◆ ASIC logic tr. cm2 ◆

Kurt Keutzer & Richard Newton

6


NRTS: Chip Frequency (Ghz)



Kurt Keutzer & Richard Newton


7

Evolution of the EDA Industry



8

To Design, Implement, Verify 10M transistors



Kurt Keutzer & Richard Newton

9

Why?: The Deep Sub-Micron Double-Whammy

Today's Design Methodologies Will Not Scale Much Further


- ◆ The Deep Sub-Micron (DSM) Effect ($\leq 0.25\mu$)

\propto DSM

"Microscopic Problems"

- Wiring Load Management
- Noise, Crosstalk
- Reliability, Manufacturability
- Complexity: LRC, ERC
- Accurate Power Prediction
- Accurate Delay Prediction
- etc.

Everything Looks a Little Different



?

\propto 1/DSM

"Macroscopic Issues"

- Time-to-Market
- Millions of Gates
- High-Level Abstractions
- Reuse & IP: Portability
- Predictability
- etc.

...and There's a Lot of Them!

DARPA ISAT 1/22/97


Adapted from Dr. Kurt Keutzer, Synopsys

Stolen back by Prof. Kurt Keutzer, UC Berkeley

Kurt Keutzer & Richard Newton

10


Crisis: Productivity Gap



Kurt Keutzer & Richard Newton

11

Within a 50K - 100K Module



Kurt Keutzer & Richard Newton


12

Outline


- Raw trends
- *Implication of trends - SOC/component based design*
- Challenges in component based design
- Homework 1

Design Paradigm: Re-useable IP

Achieve required design productivity
by *assembling* re-useable
blocks of *intellectual property (IP)*




Also: Trend towards programmable Solutions



Key Forces Driving Component-based Design

- Exponentially increasing complexity device complexity/capability
- Productivity / Time-to-market requirements more stringent
- Synthesis from very high-level descriptions does not provide adequate quality-of-results
- Trends toward programmable solutions

Next Step in the Evolution of the EDA Industry



17

Growing list of IP Blocks

Video: MPEG, DVD, HDTV

Audio: MP3, voice recognition

Processors: CPUs, DSPs, Java

Networking: ATM, Ethernet,
ISDN, FibreChannel, SONET

Bus: PCI, USB, IEEE 1394

Memory: SRAM, ROM, CAM

Wireless: CDMA, TDMA

Communication: modems, transceivers

Coding: speech, Viterbi, Reed-Solomon

Display drivers/controllers: TFT

Other: sensors, encryption/decryption, GPS

Power PC core: 3.1mm² in 0.35μ

ARM Core: 3.8 mm² in 0.35μ

MPEG2 Decoder: ~65k gates

PCI Bus: ~8k gates


Ethernet MAC: ~7k gates (soft)

RSA Encryption: ~7k gates

Kurt Keutzer & Richard Newton

18

Example: Configurable Microprocessor



Kurt Keutzer & Richard Newton

19

Easily select Instruction Set attributes

Welcome to Tensilica processor configuration page. Please fill out the information in each section as requested. Then at the end of the form supply your name and contact information, and submit the form. You can also go directly to individual sections using the following links.

- [Instruction set architecture options](#)
- [Exception options](#)
- [Interrupt options](#)
- [Memory and Cache parameters](#)
- [Debugging support options](#)
- [Peripheral Components implementation parameters](#)
- [Your CAD environment](#)
- [Submit configuration request](#)

Other useful links

- [Tenfour ISA Document](#)
- [Back to Tensilica Home Page](#)

Instruction Set Architecture

MAC16 with 40-bit accumulator

Exception options

Interrupt options

High-priority interrupt options

Debug option

Timer interrupt option

Windowed register option

32-bit integer multiply/divide

Floating-Point

Memory Order: LittleEndian BigEndian

Number of registers: 32 64 128

Exception

0x0 User Exception Vector

0x0 Kernel Exception Vector

0x0 Illegal Instruction Handler Address

0x0 System Call Instruction Handler Address

0x0 Instruction Fetch Error Handler Address

0x0 Load-Store Error Handler Address

0x0 Register Window Overflow Handler Address

0x0 Register Window Underflow Handler Address

0x0 Reset Vector

0x0 FP Exception Handler Address

Kurt Keutzer & Richard Newton

20

Set Memory and Cache attributes

The screenshot shows a Netscape browser window displaying the 'Tensilica Processor Generator' website. The page is titled 'Memory and Cache' and contains several configuration options:

- Memory address size (bits):** A dropdown menu set to 32.
- Write-buffer size (words):** Radio buttons for 4, 8, 16, and 32.
- Instruction memory: Use on-chip memory as:**
 - Cache
 - RAMROM**Size options: 1KB, 2KB, 4KB, 8KB, 16KB.
- Data memory: Use on-chip memory as:**
 - Cache
 - RAMROM**Size options: 1KB, 2KB, 4KB, 8KB, 16KB.
- Cache attributes:** (applied to both instruction and data cache)
(Your entire memory space is divided into 8 equal size banks each of which can be configured with certain attributes)

Bank	Attribute
Bank 0:	no-allocation
Bank 1:	no-allocation
Bank 2:	no-allocation
Bank 3:	no-allocation
Bank 4:	no-allocation
Bank 5:	no-allocation
Bank 6:	no-allocation
Bank 7:	no-allocation

A dropdown menu for Bank 7 is open, showing options: no-allocation, read-allocate, write-thru, no-write-allocate, bypass-cache.

Kurt Keutzer & Richard Newton

21

Outline

- Raw trends
- Implication of trends - SOC/component based design
- *Challenges in component based design*
- Homework 1

Kurt Keutzer & Richard Newton

22

Challenges in Component-based Design

What is a component - what is the right quanta/granularity of capability?

Design

- How are components described?
- How are they modeled?


Implementation

- How do we trade-off between HW and SW implementations?
- In HW how do we trade off between soft, firm, and hard macros?

Verification


- How do we verify individual components?
- How do we verify component interfaces?
- How do we verify a family of parameterizable instances?

What is a Component?




- A *component* is defined as **any fully encapsulated behavior**.
 - It is analogous to an object in object-oriented programming in that it may have an associated state, behavior, and identity.
- We use the term component, rather than object, to stress the fact that the implementation medium— logic, memory, software, reconfigurable logic, or some combination— is not a factor in the specification of the component itself.

What is a Component?



- Access to components is provided via an *interface* and the interface is the *only* way to interact with the component.

What is a Component?



- A *system* is defined as one or more, possibly interacting, components and their associated *environment*.
- The environment specifies all of the external constraints and all possible inputs the collection of components might be asked to respond to and so closes the system.

Challenges in Component-based Design

What is a component - what is the right quanta/granularity of capability?

Design

- *How are components described?*
- *How are they modeled?*

Implementation

- **How do we trade-off between HW and SW implementations?**
- **In HW how do we trade off between soft, firm, and hard macros?**


Verification

- **How do we verify individual components?**
- **How do we verify component interfaces?**
- **How do we verify a family of parameterizable instances?**

The Seven Views of Computer Systems

- View One:** Structural Levels of a Computer System
- View Two:** Levy's Levels of Interpreters
- View Three:** Packaging Levels of Integration
- View Four:** A Marketplace View of Computer Classes
- View Five:** An Applications/Functional View of Computer Classes
- View Six:** The Practice of Design
- View Seven:** The BLAAUW Characterization of Computer Design

View One: Hierarchy of Computer Levels




Adapted from
Bell and Newell [1971]

Kurt Keutzer & Richard Newton

29

View Two: A Hierarchy of Interpreters



[Levy, 1974]

Kurt Keutzer & Richard Newton

30

Design: How are Components Described and How are They Modeled?

Today, most “software” components are described using either assembly language or a C model

- Compiled and executed using C development environment for a target processor ISA
- Semantics defined operationally by the compiler/assembler and “language extensions” via packages and system calls

Design: How are Components Described and How are They Modeled?

Today, most “hardware” components are described using a “C model”

- Compiled and executed using C development environment
- Usually an “untimed” model
- Central issues: handling concurrency, special data types, language subsets, language extensions via packages

In certain application-specific areas, other approaches are more common (e.g. SPW, Cosap, Matlab)

- Usually embodies a particular model of sequence/time and specifies a particular path to implementation
- New “general-purpose” approaches under development and research
- CoWare, Felix, Polis, Ptolemy-2, JavaTime, ...

Central Issue: Relationship of Description/Specification to final implementation

Design: How are Components Described and How are They Modeled?

At lower levels of abstraction:

- **Register Transfer Level (RTL):** VHDL, Verilog
- **Gate Level:** Vendor gate library (NAND, flip-flop, etc.)-schematic
- **Physical:** Mask layout (rectangles on layers)

Ways of delivering SOC IP:

- **Hard:** Detailed and fully-characterized layout in a specific process
- **Soft:** RTL Level in Verilog or VHDL; “implementation independent”
- **Firm:** Soft + a collection of constraints and requirements for the implementation

What is an Architecture?

- Amdahl, Blaauw, and Brooks, 1964, defined three interfaces:

Computer Architecture: "The attributes of a computer as seen by a machine language programmer."

Implementation: "Actual hardware structure, logic design, and datapath organization."

Realization: "Encompasses the logic technologies, packaging, and interconnection."

- Hennessy and Patterson

Instruction-Set Architecture: programmer-visible instruction set. Serves as a boundary between the hardware and the software.

Organization: High-level aspects of a computer's design, including the memory system, bus architecture, and internal CPU design

Hardware: Used to refer to the specifics of a machine. Including detailed logic design and packaging technology

Architecture: covers all three aspects.

What is an Architecture?

- A description of the *behavior* of a system that is *independent* of its implementation.
 - **Isomorphic to its "interface specification" (Siewiorek, Bell, Newell, 1971)**
- For example:
 - **Instruction set definition of a computer**
 - **Z-domain description of a filter**
 - **Handshaking protocol for a bus**
- May *guide* implementation (contain 'hints' or 'pragmas')
 - e.g. a particular specification may lead naturally to a serial or parallel implementation.**

What is an Instruction-Set Architecture?

- Example: Instruction set

Inst_A

Inst_B

Inst_C

...

Inst_C may not
follow Inst_A

Architecture

Inst_A

Inst_B

Inst_C

...

Inst_C may not
follow Inst_A because
Inst_A uses a scratchpad
register that Inst_C will
over-write.

Not architecture

Specification vs. Description

Specification: Saying what I want; describes behavior in terms of results.

e.g. $\forall A \{ A[i,j] \leftarrow 0 \}$


Description: Saying how to do it; describes behavior in terms of procedure or process.

e.g.


```
for(i=0; i<N; i++)
  for(j=0; j<M; j++)
    A[i][j] = 0;
```

We do not have specification languages for general-purpose digital design. For some special-purpose applications (e.g. DSP) we do.


Languages versus Models




Languages versus Models




Languages versus Models



VHDL: The "nroff/latex" of Design



VHDL-Based
Synthesis
System



41

Encoding Information in Time & Space

```
PROCESS (L(?))
  VARIABLE V_TRAN_1 : INTEGER;
  VARIABLE V_DEC_26 : INTEGER;
BEGIN
  IF REG000 <= V_N THEN
    R_SUM <= 0.0E+00;
    REG002 <= 1;
    V_TRAN_1 := REG000 - 1;
    R_OPT_1 <= V_TRAN_1;
    V_DEC_26 := ABS(V_TRAN_1);
    REG003 <= V_DEC_26 * 81;
    L(8) <= NOT(L(8));
  ELSE
    IF R_RESID < V_EPSILON THEN
      L(5) <= NOT(L(5));
    ELSE
      REG001 <= REG001 + 1;
      L(6) <= NOT(L(6));
    END IF;
  END IF;
END PROCESS;
```

In Most HDLs, "wires" are declared but the passage of time is embedded in the control structures.

We are caught up (once again!) with imperative, sequential thinking and a Von Neumann model.

We need a way of capturing both temporal and spatial encoding in a single, unified mathematical model.

Use a type mechanism: "**t**-types"

Challenges in Component-based Design

What is a component - what is the right quanta/granularity of capability?

Design

- How are components described?
- How are they modeled?


Implementation

- How do we trade-off between HW and SW implementations?
- In HW how do we trade off between soft, firm, and hard macros?


Verification

- How do we verify individual components?
- How do we verify component interfaces?
- How do we verify a family of parameterizable instances?




Architecture for SOC



A Vision: Design System 2010




System-On-A-Chip: 1998




Embedded μ P Core

90K CBA gates


Transition to Extensive Use of Regular Structures




Intel 4004 ('71)




Intel 8080



Intel 8085



Intel 8286




Intel 8486


Kurt Keutzer & Richard Newton

47


Move Towards Regularity and Programmability




Intel 4004 ('71)




Intel 8080



Intel 8085



Intel 8286




Intel 8486

Kurt Keutzer & Richard Newton


■ Regular logic ■ Programmable structure □ Other (random logic, etc.)

48

Particular Function (e.g. MPEG)




Example of System Behavior



From Alberto Sangiovanni-Vincentelli

IP-Based Design of Behavior




Kurt Keutzer & Richard Newton

From Alberto Sangiovanni-Vincentelli

51

IP-Based Design of Implementation



Kurt Keutzer & Richard Newton


From Alberto Sangiovanni-Vincentelli

52

Separate Behavior from Architecture

System Behavior


- Functional Specification of System.
- No notion of hardware or software!



Kurt Keutzer & Richard Newton

Implementation Architecture


- Hardware and Software
- Optimized Computer



From Alberto Sangiovanni-Vincentelli

53

Map Between Behavior and Architecture



Kurt Keutzer & Richard Newton

From Alberto Sangiovanni-Vincentelli

54

Basic Principles

Design Methodology general enough to capture most of application domains

Existing methods should be modeled to allow transition

Powerful policies to allow fast development of complex systems with correctness guarantees

Policies supported by verification and synthesis tools both at the abstract and at the physical level

Constraint-based Approach to generate appropriate guiding principles for Subsequent Implementation steps


Validation of ideas can only come by applying it to “real” designs

System Level Design

Design Methodology:

- **Top Down Aspect:**
 - *Formalization*: precise unambiguous semantics
 - *Abstraction*: capture the desired system details
 - *Decomposition*: partitioning the system behavior into simpler behaviors
 - *Successive Refinements*: refine the abstraction level down to the implementation by filling in details and passing constraints
- **Bottom Up Aspect:**
 - IP Re-use (even at the algorithmic and functional level)
 - Components of architecture from pre-existing library

System Design




Kurt Keutzer & Richard Newton

From Alberto Sangiovanni-Vincentelli

57

Estimation and Modeling



Kurt Keutzer & Richard Newton


From Alberto Sangiovanni-Vincentelli

58

Communication Refinement

Separate *Function* of blocks from inter-block
Communication


Substitute lower-level detail for communications
behavior



From Alberto Sangiovanni-Vincentelli


Communication Refinement

Standard interfaces constitute the backbone of an IP market: abstract from the concerns of hardware implementation (multi-target VC), abstract from the concerns of a particular bus (bus-independent VC)



From Alberto Sangiovanni-Vincentelli

IP Integration



61

Challenges in Component-based Design

What is a component - what is the right quanta/granularity of capability?

Design

- How are components described?
- How are they modeled?

Implementation

- How do we trade-off between HW and SW implementations?
- In HW how do we trade off between soft, firm, and hard macros?


Verification

- How do we verify individual components?
- How do we verify component interfaces?
- How do we verify a family of parameterizable instances?

Kurt Keutzer & Richard Newton

62


System-on-a-Chip IP Creation and Analysis Flow



Kurt Keutzer & Richard Newton

63


System-on-a-Chip Design Flow



Kurt Keutzer & Richard Newton

64


System-on-a-Chip Integration Flow



Kurt Keutzer & Richard Newton

65


SoC Model Views




Kurt Keutzer & Richard Newton

66

Berkeley Wireless Research Center (BWRC)



Conventional cellular phone solution



- Research into technology and design methodologies for CMOS single chip radios
- Exploring future applications of wireless technology, 4th generation and beyond

BWRC Long-Term Research Drivers

Universal Radios for 4th Generation

- Two generations beyond present digital cellular
- Low energy, high-performance programmable computing platform
- Systems and circuits focus to resolve rules of engagement at the air interface and to allow for peaceful co-existence

Picoradios

- Ultra-low power, low cost, embedded CMOS radio's (< 1 mW)
- EDA systems for rapid, optimized implementation

Ultra-High Bandwidth Millimeter Radios

- Scaled CMOS solutions for 20 - 60 GHz operation
- Architectures and Device modeling

Homework 1: JPEG as a Component

You are to evaluate/estimate one of a number of possible implementations of the JPEG specification (description?) provided on the course web page.

You will estimate, as accurately as you can and with as much justification as you can:

- Frames/second
- Frames/mW
- Production cost of your solution


You may work in groups of one or two

Your results should be submitted online by Friday, 1/29, 5pm

We will compare results and assumptions in Week 3

Scenario 2 Implications: Power as the Driver

We believe power always has been the driver!



Source: R. Brodersen, Berkeley

Challenges in Component-based Design

What is a component - what is the right quanta/granularity of capability?

Design

- **How are components described?**
- **How are they modeled?**

Implementation

- **How do we trade-off between HW and SW implementations?**
- **In HW how do we trade off between soft, firm, and hard macros?**

Verification

- *How do we verify individual components?*
- *How do we verify component interfaces?*
- *How do we verify a family of parameterizable instances?*