







































Besult-Netscape	Help				
Back Former Balaari Hama	🧈 🎼 🌙	Security Stop			
Bookmarks 🎄 Location					
Den and the stage of Members of V	VebMail B Connections	aj Bizdoumai aj Smanut	odate 🕑 Micplace		
Tensilica Proce	ssor Gene				
Welcome to Tensilica processor configuration page.	Memory an	Memory and Cache			
Please fill out the information	Memory add	ress size (bits):			
in each section as requested. Then at the end of the form	32 💌				
supply your name and contact	Write-buffer	size (words):			
information, and submit the	· 4 C 8	160 32			
form. You can also go directly to individual sections using the	Instruction	Instruction memory: Use on-chip memory as			
following links.	Cach	e			
	Siz	Size: CIKBC 2KBC 4KBC 8KBC 16KB CRAMROM Size: CIKBC 2KBC 4KBC 8KBC 16KB			
Instruction set architecture options	C RAM				
Exception options					
Interrupt options	upt opfions Cache yr and Cache Size: 0 1KB 0 2KB 0 4KB 0 8KB 0 16KB				
 Memory and Cache parameters 					
Debugging support	⊂ RAM Siz	KANY KOW Size : C / KB ^ 2 KB ^ 4 KB ^ 8 KB ^ 16 KB Cashe cathering and data such a			
 Peripheral Components 	Casha attrib				
 <u>Implementation</u> 	(Your entire memory space is divided into 8 equal size banks each of which can be configured with certain				
 <u>parameters</u> <u>Your CAD</u> environment 	attribute	s)		Ũ	
<u>Submit configuration</u>	Bank 0:	no-allocation	×		
request	Bank 1:	no-allocation	×		
Other useful links	Bank 2:	no-allocation	<u>.</u>		
	Bank 3:	no-allocation	<u> </u>		
Tenfour ISA Document	Bank 4:	no-allocation	<u> </u>		
 Back to Tensilica Home Page 	Bank 5:	no-allocation	<u> </u>		
rage	Bank 6:	no-allocation	<u> </u>		
	Bank 7:	no-allocation	<u> </u>		
		read-allocate, write-thn	i, no-write-allocate		
A		bypass cache			













The Seven Views of Computer Systems Structural Levels of a Computer System View One: Levy's Levels of Interpreters View Two: Packaging Levels of Integration View Three: A Marketplace View of Computer Classes View Four: View Five: An Applications/Functional View of Computer Classes View Six: The Practice of Design View Seven: The BLAAUW Characterization of Computer Design Kurt Keutzer & Richard Newton

28





Design: How are Components Described and How are They Modeled?

Today, most "software" components are described using either assembly language or a C model

- Compiled and executed using C development environment for a target processor ISA
- Semantics defined operationally by the compiler/assembler and "language extensions" via packages and system calls

Kurt Keutzer & Richard Newton

Design: How are Components Described and How are They Modeled?

31

32

Today, most "hardware" components are described using a "C model"

- Compiled and executed using C development environment
- Usually an "untimed" model
- Central issues: handling concurrency, special data types, language subsets, language extensions via packages

In certain application-specific areas, other approaches are more common (e.g. SPW, Cosap, Matlab)

- Usually embodies a particular model of sequence/time and specifies a particular path to implementation
- New "general-purpose" approaches under development and research
- CoWare, Felix, Polis, Ptolemy-2, JavaTime, ...

Central Issue: Relationship of Description/Specification to final implementation

Kurt Keutzer & Richard Newton

Design: How are Components Described and How are They Modeled?

At lower levels of abstraction:

- Register Transfer Level (RTL): VHDL, Verilog
- Gate Level: Vendor gate library (NAND, flip-flop, etc.)schematic
- Physical: Mask layout (rectangles on layers)

Ways of delivering SOC IP:

- Hard: Detailed and fully-characterized layout in a specific process
- Soft: RTL Level in Verilog or VHDL; "implementation independent"
- Firm: Soft + a collection of constraints and requirements for the implementation

33

Kurt Keutzer & Richard Newton













































<section-header><section-header><section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item>











Challenges in Component-based Design What is a component - what is the right quanta/granularity of capability? Design How are components described? How are they modeled? Implementation How do we trade-off between HW and SW implementations? In HW how do we trade off between soft, firm, and hard macros? Verification How do we verify individual components? How do we verify component interfaces? How do we verify a family of parameterizable instances?

















Challenges in Component-based Design

What is a component - what is the right quanta/granularity of capability? Design

• How are components described?

• How are they modeled?

Implementation

- How do we trade-off between HW and SW implementations?
- In HW how do we trade off between soft, firm, and hard macros?

Verification

- How do we verify individual components?
- How do we verify component interfaces?
- How do we verify a family of parameterizable instances?

Kurt Keutzer & Richard Newton

71