# Interface-Based Design Introduction

### A. Richard Newton

Department of Electrical Engineering and Computer Sciences University of California at Berkeley



### **Integrated CMOS Radio**



Integrate within the same chip very diverse system functions like: wireless channel control, signal processing, codec algorithms, radio modems, RF transceivers... and implement them using a heterogeneous architecture (J. Rabaey)

### **Communication versus Computation**

- Computation cost (2004): 60 pJ/operation (assuming continued scaling)
- Communication cost (minimum):
  - ▲ 100 m distance: 20 nJ/bit @ 1.5 GHz
  - ▲ 10 m distance: 2 pJ/bit @ 1.5 GHz
- Computation versus Communications
  - ▲ 100 m distance: 300 operations == 1bit
  - ▲ 10 m distance: 0.03 operation == 1bit
- Computation/Communication requirements vary with distance, data type, and environment

(courtesy of J. Rabaey)

### **Energy-efficient Programmable Implementation Platform**

#### "Software-defined Radio"



**Protocol Processing** Communication Channel

(courtesy of J. Rabaey)

# **The Design Object**



 Assemble Components from parameterized library

#### Including:

Configurable processor core

Memories (RAM, ROM)

Special-purpose standard blocks (ASSPs)

**Glue Logic** 

- Third-party special-purpose logic/MEMS/MEOS
- Integrate using standard approach to on-chip communication

### **Interfaces and Contracts**



Interface

### **Interfaces and Contracts**



### Interface: Levels of Abstraction Part 1: Mechanisms (Wiring)

- Physical: Geometrical arrangement of I/O locations, how to connect, etc.
- Electrical: Restrictions/requirements on currents, voltages, noise, risetimes, falltimes, etc.
- Logic (Combinational): Largely a transcoding (discretization) of electrical limits into logic domain
- Sequential (Stateful): form of the model: clocked synchronous, asynchronous (what?), etc.

# **High-End Systems**



**Intel Pentium Pro** 



#### Intel Pentium 2



IBM/Motorola PPC 620

## **High-End Systems**

THE REAL PROPERTY AND INCOME.	ter an anneal a state from	CONTRACTOR OF	the state of the s			and the second second	stering straight in
THE REPORT OF THE REPORT OF	THE R. LEWIS CO.	Contraction of the	all the second second	odina maa	COLORADO AND		A CHARLER
The property of the second second second second							
	and the supervised in the supe						
Contract Contract Contract of State	STREET, STREET						
Contraction of the local distances							
Bederate the second statement	gi sibili quanta si gi s	÷.					
	and a rear a filler that have						
and the second second second second						the second s	
Contraction of the local division of the loc		And a second second	and the second second		and the state		SEMPERATE
and the second state of the second state	A CONTRACTOR OF CALL		And other Designation of the local division of the local divisione	A COLORADOR D	and the second second	and the second second	S.S.III. SIIII.
A DESCRIPTION OF TAXABLE PARTY OF TAXABLE PARTY.	The second second second				-	THE REAL PROPERTY.	A DE DESCRIPTION OF THE PARTY O
Contraction of the second s		166	10.51 (6.5				
Contraction in the second second second		10.00	10-21 10-21	10 A			
		The second			Sec.	ST. I States	tratan Ut. Hite
the second division of	COLUMN TWO IS NOT	10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	THE PART			and the second se	and the second second
	and in the second second second	Sector States	1000			And the second second	CONTRACTOR OF LANDING
31 - State	Manager and the state of	and the second	100 100 100		COLUMN T		
	discourses in	ine a	And the same				
55 53			100 B	Carlos Carlos		Contract of the local states of the	
	1 May 1994		100	the last	122		
25 23	ranim Branin e ra		Sector of the sector		10.00		£ 1
1	1000				1000		THE PARTY OF THE PARTY OF
24 23	1 2 2 2 2 2 2		1.000		0000		
	THE READER OF		an and the state	a sa sa sa sa	2000		
22 22	Steered - 2	BARRIES A			Server.		
20 <u>3</u> 2	1223	<b>ES</b> 222	14.5	1000 1000		Contraction of the local division of the loc	ALC: NOT THE
		203 800		100 000			ALC: NOT THE OWNER OF THE
ST 57	S-1151 -S	A 12 12 A		1000			
		22 22	1000	1222 1222	Read I		
		20 200	1444	1000	10001		
		1	PROVINCIAL MARK	The second second		a later and the second	
44 <b>8</b> 4		10000000		1.1.1 1.1.1.1	1000	in the second	<del></del>
10 E E E		53 155		120	1998 6	and an ensure	
25 82			100 1000	126 2.6		÷ . •	ant Britter B
		S SELAN		IN HERE	THE N.	and an enter of the	1000
22 22	10.00		100	CALC LAS	Provide state	000 100000	1 STEREME
- 5 E I	- Hall - State of the	<b>E</b> 1 (35)	<b>SA</b> 333	TAG (AA)	12.90	che recor	
22			1000		1	A PROPERTY OF	and the second second
				Cline, Con.	10.00		10 0.0
85 25	Long to the						
21-	DU DA DU DA DA						
23 24					2 1 2		
35 <u>3</u> 5							
2 C 2 C 2 C 2 C 2 C 2 C 2 C 2 C 2 C 2 C				3 3 8	2		
21 B.							

IBM/Motorola PPC 620

## VSIA: Four Orthogonal Model Characteristics

Temporal Detail

- Data Value Detail
- Functional Detail
- Structural Detail

### **VSIA: System-Level Data Abstractions**



Figure 1 - New Taxonomy Axes

### Interface: Levels of Abstraction Part 2: Policies (Semantics?)

- Legal Data Types and Abstract Types
- "Protocols"
  - ▲ Local (handshakes)
  - ▲ Global (clocked synchronous)
- Transaction Models
- Implications of Concurrency

# **Interactions of Components**

Tower of Babel, in painting by Bruegel, 1563

- Procedures
- Synchronous logic
- Asynchronous logic
- Bus protocols
- Shared memory
- Semaphores
- Rendezvous
- Timed events
- Streams
- Message passing
- Communication protocols/handshaking



## **Abstracting Synchrony**

![](_page_14_Figure_1.jpeg)

### **Abstracting Rendezvous**

![](_page_15_Figure_1.jpeg)

## **Abstracting Message Passing**

![](_page_16_Picture_1.jpeg)

parallel (asynchronous circuits) sequential (software multitasking)

![](_page_17_Picture_0.jpeg)

# **Useful Concurrent Semantics**

- Analog computers (ODEs)
- Spatial/temporal models (PDEs)
- Discrete time (difference equations)
- Discrete-event systems (DE)
- Synchronous-reactive systems (SR)
- Sequential processes with rendezvous (CSP)
- Process networks (Kahn)
- Dataflow (Dennis)

Block diagrams often provide a nice syntax for concurrent semantics

![](_page_18_Picture_10.jpeg)

# A Complete System-on-a-Chip

	processor 80C51	8K8 ROM (87C552 8K8 FPROM)∍							
$\uparrow$	15-vector interrupt	256x8 RAM							
→	timer0 (16 bit)	A/DC	<						
→	timer1 (16 bit)	10-bit	<						
^ ^	timer2	PWM	→ →						
$\uparrow$	(16 bit)	UART	<>						
->	watchdog (T3)	l²C	<>						
	parallel ports 1 through 5								

- complete system
- timers, PWM for control
- I<sup>2</sup>C-bus and par./ser. interfaces for communication
- A/D converter
- watchdog (SW activity timeout): safety
- on-chip memory
- interrupt controller

Philips 83 C552: 8 bit-8051 based microcontroller

control dominated systems

Source: Prof. Rolf Ernst

### **Architectures for Higher Computation Requirements**

#### Example: Motorola MC 683xx - family of controllers

Processor: CPU 32

- 68000 processor enhanced by most of the 68030 features
- CISC processor: code density
- pipelining
- standard register sets (not in RAM)
   context switch is more expensive
- virtual memory

aims at use of operating systems

- supervisor and user modes
- table lookup instructions for compressed tables with built-in linear interpolation
   data density is concern

![](_page_21_Picture_0.jpeg)

![](_page_21_Figure_1.jpeg)

Designed for automotive applications with mixture of computation intensive tasks and complex I/0 -functions

Idea: off-load CPU from frequent I/0 interactions to make use of computation performance:  $\implies$  TPU

control dominated systems

Source: Prof. Rolf Ernst

### MC68332

- independent programmable timer channels: single-shot "capture & compare"
- channel coupling and sequence control with control processor

![](_page_22_Figure_3.jpeg)

#### TPU: time processing unit: peripheral coprocessor

control dominated systems

Source: Prof. Rolf Ernst

## **Embedded System Design Process**

![](_page_23_Figure_1.jpeg)

Embedded system design process Source: Prof. Rolf Ernst

### **Co-synthesis Design Flow - Principle**

![](_page_24_Figure_1.jpeg)

State of the art - Optimization and co-synthesis

Source: Prof. Rolf Ernst

### **Separate Behavior from Microarchitecture**

- System Behavior
  - Functional Specification of System.
  - No notion of hardware or software!

![](_page_25_Figure_4.jpeg)

- Implementation Architecture
  - ▲ Hardware and Software
  - ▲ Optimized Computer

![](_page_25_Figure_8.jpeg)

# **IP-Based Design of Implementation**

![](_page_26_Figure_1.jpeg)

#### Co-design using co-synthesis and design space exploration

![](_page_27_Figure_1.jpeg)

State of the art - Optimization and co-synthesis Source: Prof. Rolf Ernst

### **Communication Refinement**

Standard interfaces constitute the backbone of an IP market: abstract form the concerns of hardware implementation (multi-target VC), abstract from the concerns of a particular bus (bus-independent VC)

![](_page_28_Picture_2.jpeg)

### The Orthogonalization Approach

Ρ4

Pearls (the IP Processes) MicroShells (the IP Requirements) MacroShells (the Protocol Interface) Communication Channels

Source: Prof. Alberto Sangiovanni

**P5** 

### **Communication Design**

- Determine a protocol so that no matter what the communication topology and the nature of the IP's the functionality of the overall system is guaranteed (TCP/IP like)
- Given the IP set and the interconnections, automatically synthesize protocols and macro-shells
- Given the IP set and a set of time-varying interconnections, automatically synthesize adaptive protocol and macro-shells that optimize "performance" according to the current topology

In collaboration with Jim Rowson

## **Model of Computation**

#### Network of CFSMs

- Globally asynchronous, locally synchronous (GALS)
- Extend the model to loss-less communication (abstract CFSM)
- Communication refined to implementation

![](_page_31_Figure_5.jpeg)

#### • Refinement steps:

- preserve desired properties at each transformation
- propagate constraints to lower levels of abstraction (topdown).

![](_page_32_Figure_0.jpeg)

# Maximally non-deterministic view of design Design progresses by successive determinization

### **CFSM Refinement**

![](_page_33_Figure_1.jpeg)

# Directions

- Energy-efficient architectures for protocol processing
  - ▲ most effort and results in "data-flow" components
  - ▲ complex protocol processing is becoming bottleneck
  - ▲ instruction processors energy-inefficient
  - CFSM-based architectures attractive from software perspective
- Heterogeneous Platforms and their Software Operation Environment

# **Protocol Design**

### Specification

▲ formally describing what the protocol is supposed to do

### Abstraction

- ▲ consistent layering promotes re-use and verification
- Verification
  - ▲ is the protocol logically consistent?
- Performance Estimation
  - ▲ is the protocol efficient?
- Implementation
  - ▲ building a system that implements the specification

![](_page_36_Figure_0.jpeg)

# System-on-Chip and IP-based Design

#### Two parts to research:

- ▲ Glue Logic design methodology:
  - Merge Place and Route with Logic Synthesis (Constraint Driven Synthesis)
  - Investigate regular circuit fabrics (solve the problem by construction paradigm)
- ▲ Interconnect Design Methodology (Interface-based paradigm)
  - **•** Block Encapsulation

# The Methodology

- Orthogonalize computation and communication
- Plug-and-Play system design
- Chip assembled using *IP cores* exchanging data by means of a *communication protocol*
- Interface Logic Blocks (*the shells*) *encapsulate* and protect the IP cores (*the pearls*)
- Assume-Guarantee Reasoning is adopted to formally verify IP cores and communication protocols in separate steps

Work in collaboration with K. McMillan, L. Lavagno and A. Saldanha

# Latency-Insensitive Communication Protocol

- Long channels are segmented by inserting simple memory stages (*Relay Stations*)
- Channel latencies are considered arbitrary
- Requirement on IP cores :
  - ▲ they must be *stallable*
- Micro Shells :
  - ▲ controls stalling mechanism
- Macro Shells :
  - ▲ synchronize data and interface with channels

### The Orthogonalization Approach

**Pearls (the IP Processes)** MicroShells (the IP Requirements) MacroShells (the Protocol Interface) Short Communication Channels Long Communication Channels

Source: Prof. Alberto Sangiovanni

**P5** 

![](_page_41_Figure_0.jpeg)

### **Automated Interface Synthesis**

![](_page_42_Figure_1.jpeg)

Source: DARPA ISAT *Silicon 2010* Study, 1997 (Randy Harr, Synopsys)