
Routing in Integrated Circuits

A. Kahng

K. Keutzer

A. R. Newton

Class News

- Wednesday:
 - Presentation of research topics in placement, routing, and timing
 - Each group will do a short presentation at the whiteboard:
 - Introduce group members
 - Describe your research problem
 - Name mentors
 - Name resources you will need to do project and where you will get them
 - Describe your approach – methodologically and content


Today - Imagine

- You have to plan transportation for a *new* city the size of Chicago
- Many dwellings need direct roads that can't be used by anyone else
- You can affect the layout of houses and neighborhoods but the architects and planners will complain
- And ... you're told that the time along any path can't be longer than a fixed amount
- What are some of your considerations?

What are some of your considerations?


- How many levels do my roads need to go? Remember:
Higher is more expensive.
- How do I avoid congestion?
- What basic structure do I want for my roads?
 - Manhattan?
 - Chicago?
 - Boston?
- Automated route tools have to solve problems of comparable complexity on every leading edge chip

RTL Design Flow



Courtesy K. Keutzer et al. UCB
Kahng/Keutzer/Newton



Physical Design Flow



Courtesy K. Keutzer et al. UCB




Kahng/Keutzer/Newton

Routing Applications




Cell-based


**Mixed
Cell and Block**




Block-based




Cell based placement leaves us with ...



(a) Global placement with 1 region



(b) Global placement with 4 region



(c) Final placements

D. Pan – U of Texas

Kahng/Keutzer/Newton

Routing Algorithms

Hard to tackle high-level issues like congestion and wire-planning and low level details of pin-connection at the same time

- Global routing
 - Identify routing resources to be used
 - Identify layers (and tracks) to be used
 - Assign particular nets to these resources
 - Also used in floorplanning and placement
- Detail routing
 - Actually define pin-to-pin connections
 - Must understand most or all design rules
 - May use a compactor to optimize result

Basic Rules of Routing - 1

- Wiring/routing performed in layers – 5-9 (-11), typically only in “Manhattan” N/S E/W directions
 - E.g. layer 1 – N/S
 - Layer 2 – E/W
- A segment cannot cross another segment on the same wiring layer or ...?
- Wire segments can cross wires on other layers
- Power and ground may have their own layers






Photo courtesy:
Jan M. Rabaey
Anantha Chandrakasan
Borivoje Nikolic

Basic Rules of Routing – Part 2




- Routing can be on a fixed grid –
- Case 1: Detailed routing only in channels
 - Wiring can only go over a row of cells when there is a free track – can be inserted with a “feedthrough”
 - Design may use of metal-1, metal-2
 - Cells *must* bring signals (i.e. inputs, outputs) out to the channel through “ports” or “pins”

Basic Rules of Routing – Part 3



- Routing can be on a fixed or gridless (aka area routing)
- Case 1: Detailed routing over cells
 - Wiring can go over cells
 - Design of cells must try to minimize obstacles to routing – I.e. minimize use of metal-1, metal-2
 - Cells *do not* need to bring signals (i.e. inputs, outputs) out to the channel – the route will come to them

Taxonomy of VLSI Routers



Global Routing

- Objectives
 - Minimize wire length
 - Balance congestion
 - Timing driven → maintain timing constraints
 - Noise driven → minimize cross-coupled capacitance
 - Keep buses together

Global Routing Formulation

Given (i) Placement of blocks/cells
(ii) channel capacities

Determine

Routing topology of each net



Optimize

- (i) max # nets routed
- (ii) min routing area
- (iii) min total wirelength

Classic terminology: In general cell design or standard cell design, we are able to move blocks or cell rows, so we can guarantee connections of all the nets (“variable-die” + channel routers).



Classic terminology: In gate-array design, exceeding channel capacity is not allowed (“fixed-die” + area routers).

Since Tangent’s Tancell (~1986), and > 3LM processes, we use largely use area routers for cell-based layout



Global Routing

- Provide guidance to detailed routing (why?)
- Objective function is application-dependent







Graph Models for Global Routing

- Global routing problem is a graph problem
- Model routing regions, their adjacencies and capacities as graph vertices, edges and weights
- Choice of model depends on algorithm
- Grid graph model
 - Grid graph represents layout as a $h \times w$ array, vertices are layout cells, edges capture cell adjacencies, zero-capacity edges represent blocked cells
- Channel intersection graph model for block-based design

Channel Intersection Graph


- Edges are channels, vertices are channel intersections (CI), $v1$ and $v2$ are adjacent if there exists a channel between (CI₁ and CI₂). Graph can be extended to include pins.




Global Routing Approaches

- Can route nets:
 - Sequentially, e.g. one at a time – e.g. using maze routing but just assign to a routing resource
 - Concurrently, e.g. simultaneously all nets
- Sequential approaches
 - Sensitive to ordering
 - Usually sequenced by
 - Criticality
 - Number of terminals
- Concurrent approaches
 - Computationally hard
 - Hierarchical methods used


Taxonomy of VLSI Routers



Clock Routing Structures



Balanced Tree




H-Tree



Or in low performance ASIC designs a clock may be
“just another net”

Clock Routing


- **Multiple Clock Domains**



Trunk or Grid




Clock Mesh



Power Routing


- Power Mesh
- Power Ring
- Star Routing

Star Routing →



In cases where an entire layer is devoted to power, both N/S, E/W directions may be used.


Taxonomy of VLSI Routers



X { gridded, gridless}


One Layer Routing: General River-Routing

- For clock, power, ground still may need to solve single-layer routing
- Two possible paths per net along boundary
 - Path = alternating sequence of horizontal and vertical segments connecting two terminals of a net
- Consider starting terminals and ending terminals
- Assume every path counter-clockwise around boundary




One Layer Routing: General River-Routing






- Create circular list of all terminals ordered counterclockwise according to position on boundary



Taxonomy of VLSI Routers




Routing Layer Models



Channel vs. Switchbox


Channel

- Channel may have exits at left and right sides, but exit positions are not fixed
- We may map exits to either lower or upper edge of a channel
- One dimensional problem



Switch box

- Terminal positions on all four sides of a switchbox are fixed
- Two dimensional problem



Switchbox routing is more difficult

Channel Routing Problem

Input: Pins on the lower and upper edge

Output: Connection of each net


Constraints (Assumption)

- (i) grid structure
- (ii) two routing layers. One for horizontal wires, the other for vertical wires
- (iii) vias for connecting wires in two layers

Minimize:

- (i) # tracks (channel height)
- (ii) total wire length
- (iii) # vias

Channel Routing



- Basic Terminology:
- Fixed pin positions on top and bottom edges
- Classical channel: no nets leave channel
- Three-sided channel possible

Channel/Switch Box Routing Algorithms


- **Graph theory based algorithm**
Yoshimura and Kuh
 - **Greedy algorithm**
Rivest and Fiduccia
 - **Maze routing and its variations**
Lee, Robin, Soukup, Ohtsuki
 - **Hierarchical wire routing**
Burststein and Pelavin
- Channel routing**
- Channel / switchbox and general area routing**

Greedy Channel Router

R.L. Rivest and C.M. Fiduccia “ A Greedy Channel Router”, 19th DAC, 1982 P418-424

- A simple linear time algorithm
- Guarantee the completion of all the nets (may extend to right-hand side of the channel)
- Produce both restricted doglegs and unrestricted doglegs

Greedy Router: Rivest & Fiduccia



- Proceed column by column (left to right)
- Make connections to all pins in that column
- Free up tracks by collapsing as many tracks as possible to collapse nets
- Shrink range of rows occupied by a net by using doglegs
- If a pin cannot enter a channel, add a track
- $O(\text{pins})$ time


Overview of Greedy Router

Left-to-right, Column-by-column scan

```
c:=0;
while (not done) do
  begin
    c:=c+1;
    complete wiring at column c;
  end;
```

In general, at a point in a net may be

- (1) empty (net 5)
- (2) unsplit (nets 1,4)
- (3) split (net 3)
- (4) completed (net2)



Parameters to Greedy Router

- **Initial-channel-width** **icw**
- **Minimum-jog-length** **mjl (Why?)**
- **Steady-net-constant** **snc**
- **Usually start icw as d. the density**
- **Mjl controls the number of vias, use a large mjl for fewer vias**
- **Snc also controls # of vias (typical value=10 Why?)**

Operations at Each Column

At each column, the greedy router tries to maximize the utility of the wiring produced:

- A:** Make minimal feasible top/bottom connections;
- B:** Collapse (**connect**) split nets;
- C:** Move split nets closer to one another;
- D:** Raise rising nets/lower falling nets, i.e. bring nets closer to destination terminal;
- E:** Widen channel when necessary;
- F:** Extend to next column;


1 3 1 2 1 5




2 1 2 3 4 5 4 4




(A) Make Minimal Feasible top/bottom Connctions




(B) Collapse/(Connect) Split Nets




(C) Move Split Nets Closer




(D) Rising/Falling




(E) Insert New Track



(F) Extend to Next Column




Greedy Routing Example



Comments on Greedy Router (Rivest&Fiduccia 1982)

- Always succeeds (even if cyclic conflict is present);
- Allows unrestricted doglegs;
- Allows a net to occupy more than 1 track at a given column;
- May use a few columns off the edge;



What's wrong with channel routing?

- We *need* to be able to route over cells and get to pins
- We *want* to minimize routing area




Figure 5. Channel with preferred-direction Manhattan routing





Figure 6. Channel with Liquid Routing

The X Architecture: not your father's diagonal wiring

Steven L. Teig
Simplex Solutions, Inc.
Sunnyvale, CA
steve@simplex.com

ahng/Keutzer/Newton

Taxonomy of VLSI Routers




Two-Terminal Routing: Maze Routing

- Maze routing finds a path between source (s) and target (t) in a planar graph on a fixed grid
- Grid graph model is used to represent block placement
- Available routing areas are unblocked vertices, obstacles are blocked vertices
- Finds an optimal path


Maze Routing

- Point to point routing of nets
- Route from source to sink
- Basic idea = wave propagation (Lee, 1961)
 - Breadth-first search + back-tracing after finding shortest path
 - Guarantees to find the shortest path
- Objective = route all nets according to some cost function that minimizes congestion, route length, coupling, etc.

“An Algorithm for Path Connection and its Application”, C.Y. Lee, IRE Transactions on Electronic Computers, 1961.



Maze Routing



E. Young

Kahng/Keutzer/Newton

Basic Idea

- A Breadth-First Search (BFS) of the grid graph.
- Always find the shortest path possible.
- Consists of two phases:
 - Wave propagation
 - Retrace

E. Young

An Illustration

S_0	1	2	3
1	2	3	
	3	4	5
5	4	5	T_6

E. Young

Wave Propagation

- At step k , all vertices at Manhattan-distance k from S are labeled with k .
- A Propagation List (FIFO) is used to keep track of the vertices to be considered next.

E. Young

S	0				
					T

After Step 0

S	0	1	2	3	
	1	2	3		
					T

After Step 3

S	0	1	2	3	
	1	2	3		
	5				T
			4	5	6

After Step 6

Kahng/Keutzer/Newton

Retrace

- Trace back the actual route.
- Starting from T .
- At vertex with k , go to any vertex with label $k-1$.

S	0	1	2	3
	1	2	3	
		3	4	5
5		4	5	T 6

Final labeling

E. Young

Time and Space Complexity

- For a grid structure of size $w \times h$:
 - Time per net = $O(wh)$
 - Space = $O(wh \log wh)$ ($O(\log wh)$ bits are needed to store each label.)
- For a 4000×4000 grid structure:
 - 24 bits per label
 - Total 48 Mbytes of memory!
- Generally, time and space complexity per net $O(\text{height} \times \text{width})$

E. Young

Lee's Algorithm


- Strengths:
 - Guarantee to find a connection if one exists.
 - Guarantee shortest path.
- Weaknesses:
 - Large memory requirements.
 - Slow
- Applications:
 - Global routing and detailed routing

Improvement to Lee's Algorithm

- Improvement on memory:
 - Aker's Coding Scheme
- Improvement on run time:
 - Starting point selection
 - Double fan-out
 - Framing
 - Hadlock's Algorithm
 - Soukup's Algorithm

Limiting the Search Region

- Since majority of nets are routed within the bounding box defined by S and T, can limit points searched by maze router to those within bounding box
 - Allows maze router to finish sooner with little or no negative impact on final routing cost
 - Router will not consider points that are unlikely to be on the route path



S denotes the source point
T is the sink point

Bounding box of S and T

Normally, the search region is restricted to the bounding box + X

In this example, $X = 2$

The points outside of blue area are not considered by the maze router

Problems With Maze Routing

Slow: for each net, we have to search $N \times N$ grid

Memory: total layout grid needs to be kept $N \times N$

Improvements

- Simple speed-up
- Minimum detour algorithm (Hadlock, 1977)
- Fast maze algorithm (Soukup, 1978)
 - depth-first search until obstacle
 - breadth-first at obstacle
 - until target is reached
- Will find a path if it exists, may be suboptimal
- Typical speed-up 10-50x

Further improvements

- Maze routing infeasible for large chips
- Line search (Mikami & Tabuchi, 1968; Hightower, 1969)
- Pattern routing

Grid Problem with Maze Routing

- What's the grid?
- Easy if:
 - Global router does layer assignment or
 - TSMC style - sets layer width the same for layers 1-6 (8)
- Hard if maze router presumed to be multilayer and different wire widths for each layer:

● M1	105
● M2	105
● M3	110
● M4	140
● M5	165
● M6	240
● M7	360
● M8	540




Photo courtesy:
 Jan M. Rabaey
 Anantha Chandrakasan
 Borivoje Nikolic


Line-Probe Algorithm

Mikami&Tabuchi IFIPS Proc, Vol H47, pp 1475-1478, 1968

Mikami+Tabuchi's algorithm

- Generate search lines from both source and target (level-0 lines)
- From every point on the level- i search lines, generate perpendicular level- $(i+1)$ search lines
- Proceed until a search line from the source meets a search line from a target
- Will find the path if it exists, but not guaranteed to find the shortest path

Time and space complexity: $O(L)$, where L is the number of line segments



Problems with Sequential Routing Algorithms

Net ordering

- **Must route net by net, but difficult to determine best net ordering!**
- **Difficult to predict/avoid congestion**

What can be done


- **Use other routers**
 - **Channel/switchbox routers**
 - **Hierarchical routers**
- **Rip-up and reroute**

A Potpourri of Other Routing Issues

- More than any other topic that we will study, routing and compaction face a large number of issues arising from idiosyncrasies of semiconductor processes


Detailed Routing Issues

- Routing completion
- Width and spacing rule
 - Minimum width and spacing
 - Variable width and spacing
 - Connection
 - Net
 - Class of nets
 - Tapering



Detailed Routing Issues


- Width and spacing rule



Width-based Spacing

Detailed Routing Issues


- **Noise-driven – i.e. noise minimization driven**



Detailed Routing Issues


Shielding

- Same-layer shielding
- Adjacent-layer shielding




Detailed Routing Issues

- Shielding
- Bus shielding
- Bus interleaving




Detailed Routing Issues

- Differential pair routing
- Balanced length or capacitance




Differential



Balanced length

Detailed Routing Issues


- **Bus Routing**



Current Status

- Routing 100,000 nets is routine
- Fundamental problems
 - Timing driven routing
- Tactical problems
 - Increasing complexity/restrictions of design rules
 - Routing even one net DRC (design rule checked) correctly is a challenge (Jason Cong paper)
- Routing is not a “showstopper” in current VLSI designs
- But ... routing is a perennial bottleneck, and therefore there’s at least one new start-up every year
- Focus of start-ups is:
 - Chip-level routing for assembly
 - Special purpose niche routing – e.g. die to bonding pads to package

Routing Summary



Routing requires an especially large toolbox of techniques

Every router mentioned here is used

Summary

- Large toolset → many algorithms
- Fortunately, most of the algorithms are simple
- Be sure you're familiar with:
 - Maze Routing – Lee
 - Line routing - Hightower
 - Single-layer switchbox routing
 - Greedy channel routing - Rivest
- Be familiar with the flow and relationship between routers

Extras

- Aker's Coding Scheme for Maze Routing
- What's there to do in channel routing?
- Pattern-based routing
- Steiner Trees
- Concurrent global routing
- Yoshimura-Kuh
- Compaction
- Other Physical Issues

Aker's Coding Scheme


- For the Lee's algorithm, labels are needed during the retrace phase.
- But there are only two possible labels for the neighbors of each vertex labeled i , which are, $i-1$ and $i+1$.
- Want a labeling scheme such that each label has its preceding label different from its succeeding label.

Extras

- What's there to do in channel routing?
- Pattern-based routing
- Steiner Trees
- Concurrent global routing
- Yoshimura-Kuh
- Compaction
- Other Physical Issues

Trivial Channel Routing

- Assign every net its own track




Dehon- Caltech

Kahng/Keutzer/Newton

Trivial Channel Routing

- Assign every net its own track
 - Channel width $> N$ (single output functions)
 - Chip bisection $\propto N \rightarrow$ chip area N^2




Dehon- Caltech

Kahng/Keutzer/Newton

Sharing Tracks

- Want to Minimize tracks used
- Trick is to share tracks




Dehon- Caltech

Kahng/Keutzer/Newton

Not that Easy

- With Two sides
 - Even assigning one track/signal may not be enough




Dehon- Caltech

Kahng/Keutzer/Newton

Not that Easy

Dehon- Caltech


- With Two sides
 - Even assigning one track/signal may not be enough



Not that Easy

Dehon- Caltech

- With Two sides
 - Even assigning one track/signal may not be enough




Valid assignment
avoids overlap

Not that Easy

Dehon- Caltech

- With Two sides
 - Even assigning one track/signal may not be enough




There are vertical constraints on ordering

Extras

- What's there to do in channel routing?
- Pattern-based routing
- Steiner Trees
- Concurrent global routing
- Yoshimura-Kuh
- Compaction
- Other Physical Issues

Pattern-Based Routing

- Restrict routing of net to certain basic templates
- Basic templates are L-shaped (1 bend) or Z-shaped (2 bends) routes between a source and sink
- Templates allow fast routing of nets since only certain edges and points are considered




Steiner Trees

Connecting Multi-Terminal Nets

In general, maze and line-probe routing are not well-suited to multi-terminal nets


Several attempts made to extend to multi-terminal nets

- Connect one terminal at a time
- Use the entire connected subtrees as sources or targets during expansion
- Ripup/Reroute to improve solution quality (remove a segment and re-connect)




- Results are sub-optimal
- Inherit time and memory cost of maze and line-probe algorithms


Multi-terminal Nets: Different Routing Options




(a) Steiner Tree (14)




(b) Steiner Tree with Trunk (15)



(d) Chain (17)



(c) Minimum Spanning Tree (16)



(e) Complete Graph (42)

Cost is determined by routing model

Kahng/Keutzer/Newton

Steiner Tree Based Algorithms

- Tree interconnecting a set of points (demand points, D) and some other (intermediate) points (Steiner points, S)
- If S is empty, Steiner Minimum Tree (SMT) equivalent to Minimum Spanning Tree (MST)
- Finding SMT is NP-complete; many good heuristics
 - SMT typically 88% of MST cost; best heuristics are within 1/2 % of optimal on average
- Underlying Grid Graph defined by intersection of horizontal and vertical lines through demand points (Hanan grid) → Rectilinear SMT and MST problems
- Can modify MST to approximate RMST, e.g., build MST and rectilinearize each edge

Minimum Spanning Tree (Prim's construction)

Given a weighted graph

Find a spanning tree whose weight is minimum

Prim's algorithm

start with an arbitrary node s

$T \leftarrow \{s\}$


while T is not a spanning tree

{ find the closest pair $x \in V-T, y \in T$
add (x,y) to T

runs in $O(n^2)$ time


very simple to implement

always gives a tree of minimum cost




Applying Spanning and Steiner Tree Algorithms

- General cell/block design: channel intersection graphs



- Standard-cell or gate-array design: RSMT or RMST in geometry or grid-graph



Concurrent Global Routing

Global Routing: Concurrent Approaches

- Can formulate routing problem as *integer programming*, solve simultaneously for all nets

Given

- (i) Set of Steiner trees for each net
- (ii) Placement of blocks/cells
- (iii) Channel capacities

Determine

Select a Steiner tree for each net w/o violating channel capacities


Optimize

Min total wirelength

Yoshimura and Kuh

Horizontal Constraint Graph (HCG)

1. Node v_i : represents a horizontal interval spanned by net i
2. There is an edge between v_i and v_j if horizontal intervals overlap
3. No two nets with a horizontal constraint may be assigned to the same track
4. Maximum clique of HCG establishes lower bound on # of tracks: # tracks \geq size of maximum clique of HCG



Local density at column C , $ld(C) = \#$ nets split by column C

Channel Density $d = \max ld(C)$ over all C

Each net spans over an interval





Horizontal Constraint Graph(HCG) is an *undirected* graph with:

vertex : net

edge: $\langle n_j, n_k \rangle$, if intervals I_j, I_k intersect

Vertical Constraint Graph (VCG)

1. Node: represents a net
2. Edge ($a1 \rightarrow a2$) exists if at some column:
 - Net a1 has a terminal on the upper edge
 - Net a2 has a terminal on the lower edge
3. Edge $a1 \rightarrow a2$ means that Net a1 must be above Net a2




3. Establishes lower bound: # tracks \geq longest path in VCG


4. VCG may have a cycle !

Doglegs in Channel Routing



Doglegs may reduce the longest path in VCG




Doglegs break cycles in VCG



Characterizing the Channel Routing Problem



Vertical constraint graph G_v



Horizontal constraint graph

Channel routing problem is completely characterized by the vertical constraint graph and the horizontal constraint graph.

Kahng/Keutzer/Newton


Interval Packing

Theorem A set of intervals with density d can be packed into d tracks.

Proof: $I_1=(a,b)$ $I_2=(c,d)$

Define: $I_1 < I_2$ iff $b < c$ or $I_1 = I_2$

1. reflexive: $I_1 < I_1$
2. anti-symmetric: $I_1 < I_2, I_2 < I_1 \rightarrow I_1 = I_2$
3. transitive: $I_1 < I_2, I_2 < I_3 \rightarrow I_1 < I_3$



Set of intervals with binary relation $<$ forms a partially ordered set (POSET)

Intervals in a single track \rightarrow form a chain

Intervals intersecting a common column \rightarrow form an antichain

Dilworth's theorem (1950): If the maximum antichain of a POSET is of size d , then the POSET can be partitioned into d chains

Left-Edge Algorithm for Interval Packing

Repeat

create a new track t


Repeat

put leftmost feasible interval to t

until no more feasible interval

until no more interval

Intervals are sorted according to their left endpoints



$O(n \log n)$ time algorithm. Greedy algorithm works!

Horizontal Constraint Graph (HCG)


☞ Node v_i : represents a horizontal interval spanned by net I

☞ There is an edge b/w v_i and v_j if horizontal intervals overlap

☞ No two nets with a horizontal constraint may be assigned to the same track


☞ Maximum clique of HCG establishes a lower bound on # of tracks:

tracks \geq maximum clique of HCG




Vertical Constraint Graph (VCG)

- ☞ Node: represents a net
- ☞ edge ($a1 \rightarrow a2$): if at some column, net $a1$ has a terminal on the upper edge and net $a2$ has a terminal on the lower edge
 - $a1 \rightarrow a2$ means that net $a1$ has to be above $a2$
- ☞ Establishes a lower bound:
 - # tracks \geq longest path in VCG
- ☞ VCG may have a cycle !




Doglegs in Channel Routing

👁 Doglegs may reduce the longest path in VCG





👁 Doglegs break cycles in VCG





Doglegs in Channel Routing(Cont'd)

🌀 Restricted Dogleg vs unrestricted dogleg





Constraint Graph Based Algorithm: “Merging of Nets” (Yoshimura & Kuh)


- On the assumption of no cyclic constraints, nets that can be placed on the same track can be merged in the VCG, simplifying the VCG.
- Nets can be organized into zones, further simplifying the problem



Characterizing Channel Routing Problem




Vertical constraint graph G_v



Horizontal constraint graph

The channel routing problem is completely characterized by the vertical constraint graph and the horizontal constraint graph.

Zone Representation of Horizontal Segments



Zones are maximum cliques in the horizontal interval graph.

Each net *must* be routed on a different track.


Merging of Nets

- Definition: Let i and j be nets for which the following holds:
 - (a) i and j are not adjacent in the HIG
 - (b) There is no direct path between i and j in the VCG


Then these nets can be assigned to the same track and hence they can be merged in the VCG

- Merging Operation:
 - (1) Combine nodes i and j into node $i \bullet j$ in VCG
 - (2) Update zone representation such that $i \bullet j$ occupies zones of i and j


Merging of Nets: Example




Updating of Zone Representation




Merging of Nets: Example



Final Routing




Routing Examples by Y-K's Algorithm



number of tracks=18
maximum density =18


Example 3c



number of tracks=17
maximum density =17

Example 4b

Routing Examples by Y-K's Algorithm (Cont'd)



number of tracks=20
maximum density =20
Example 5

number of tracks=28
maximum density =19

Yoshimura and Kuh's Method

Source:

“Efficient Algorithms for Channel Routing”

by T. Yoshimura and E. Kuh


IEEE Trans. On Computer-Aided Design of Integrated Circuits and Systems.

Vol. CAD-1, pp25-35, Jan 1982

Compaction


Compaction

- **Channel Compaction (one dimension)**




Compaction


- **Area Compaction (1.5 or 2 dimension)**
 - May need a lot of constraints to get desired results



X-compaction
↑




Y-compaction
↓



Shape-based Routing


- Evolve from maze routing
- Gridless: look at actual size of each shape
- Each shape may have its spacing rule
- Good for designs with multiple width/spacing rules and other complex rules
- Slower than gridded router




Other Physical Issues

Detailed Routing Objectives

- **Via selection**
 - Via array based on wire size or resistance
 - Rectangular via rotation and offset




Rotate and offset horizontal vias



Detailed Routing Objectives

- Understand complex pin & equivalent pin modeling




Extra extra

Maze Routing

- Initialize priority queue Q, source S, and sink T
- Place S in Q
- Get lowest cost point X from Q, put neighbors of X in Q
- Repeat last step until lowest-cost point X is equal to the sink T
- Rip and reroute nets, i.e., select a number of nets based on a cost function (e.g., congestion of regions through which net travels), then remove the net and reroute it
- Main objective: reduce overflow
 - Edge overflow = 0 if num_nets less than or equal to the capacity
 - Edge overflow = num_nets – capacity if num_nets is greater than capacity
 - Overflow = \sum (edge overflows) over all edges

Mikami & Tabuchi's Algorithm

- Mikami & Tabuchi, "A computer program for optimal routing of printed circuit connectors," IFIP, H47, 1968.
- Every grid point is an escape point.



D. Pan – University of Texas

Maze Routing Cost Function and Directed Search

- Points can be popped from queue according to a multivariable cost function
- Cost = function(overflow, coupling, wire length, ...)
- Add <distance to sink> to cost function → directed search
 - Allows maze router to explore points around the direct path from source to sink first

