

# Implementation Verification: Equivalence Checking

Profs. Kurt Keutzer & Sanjit Seshia  
EECS  
UC Berkeley

With thanks to Srinivas Devadas, MIT

1

## Design Process

**Design** : specify and  
enter the design intent



**Verify:**

verify the  
correctness of  
design and  
implementation



**Implement:**


refine the  
design  
through all  
phases



Keutzer & Seshia

2


## Implementation Verification



Keutzer & Seshia

3


## Design Verification




Keutzer & Seshia

4


## Manufacture Verification (Test)



## Impl. Verification for ASIC's by Simulation



## Software Simulation




### Advantages of gate-level simulation

- verifies timing and functionality simultaneously
- approach well understood by designers

### Disadvantages of gate-level simulation?

## Software Simulation




### Advantages of gate-level simulation

- verifies timing and functionality simultaneously
- approach well understood by designers

### Disadvantages of gate-level simulation?

- computationally intensive - only ~10 clock cycles of 100K gate design per 1 CPU second
- incomplete - results only as good as your vector set - easy to overlook incorrect timing/behavior

## Alternative – “Static Sign-off”




## Problem: RTL to RTL Verification

After verification RTL may still be modified

– RTL level improvements for :

- performance
- power
- area
- testability




Need to verify that new RTL is correct

## Problem: RTL to Gates Verification

Verify the gate level implementation is consistent with the RTL level design

Errors may have occurred due to

- synthesis (heaven forbid!!)
- manual intervention




## Problem: Gates to Gates Verification

Verify the modified gate level implementation is consistent with the RTL level design

Errors may have occurred due to

- Incorrect synthesis or module generation (heaven forbid!!)
- Test insertion
- Scan chain reordering
- Clock tree synthesis
- Post layout "tweaks"




## Problem: Layout to Gates Verification (LVS)

Verify the modified gate level implementation  
is consistent with the RTL level design

Errors may have occurred due to

- Errors in physical design tools
- Manual changes in layout


Verification is primarily graphical or  
“topological”



## This Lecture

- Solving the “Gates-to-Gates” verification problem
  - Special case: when only combinational parts differ
- Binary Decision Diagrams (BDDs)
  - A very, very useful data structure!
  - Many applications, in EDA and elsewhere


## Solving Gates to Gates Verification



Keutzer & Seshia

16

## Extract combinational portions



Keutzer & Seshia

17



## Combinational Equivalence Checking

Given:

- Combinational circuits C1 and C2  
(Boolean functions B1 and B2)

How can we prove that C1 is/isn't equivalent to C2,  
in a reasonable amount of time?

## Combinational Equivalence Checking

Presumes equivalence-relation given (or discovered) between  
sequential circuits

Approaches

- Boolean satisfiability (SAT)
- Set-theoretic approaches (used in 2-level examples)
- Symbolic simulation
- Structural techniques
  - graph isomorphism
- Canonical forms - BDD's and variants
- Test-oriented methods

These techniques form the foundation of modern equivalence  
checking/implementation verification

## 2-level circuits

$$(F \Leftrightarrow G) \Leftrightarrow (F \rightarrow G) \bullet (G \rightarrow F)$$

$$\Leftrightarrow (\bar{F} \vee G) \wedge (F \vee \bar{G})$$

Now, treating F and G as sets of cubes we can check if

$$(\bar{F} \cup G) \cap (F \cup \bar{G}) \Leftrightarrow 1$$


Which is feasible for most 2-level circuits/SOP expressions

Worked well in the Espresso era – doesn't generalize to multilevel


## Multilevel: Structural Methods




Combinational circuit 1



Combinational circuit 2




unmapped circuit 1




unmapped circuit 2

Compare them as graphs.  
Is this tough or easy to solve algorithmically?


## Structural Methods




Combinational circuit 1



Combinational circuit 2



unmapped circuit 1



unmapped circuit 2

Looks tough – graph isomorphism

Turns out to be easy – DAGs

If this returns “Equivalent”, are the ckts equivalent?

How about when it returns “Not Equivalent”?


Keutzer & Seshia

22

## More powerful: Testing

Given two single-output circuits **A** and **B**

Are **A** and **B** equivalent can be posed as: Is there a test for **F** s-a-0?




If **F** s-a-0 is redundant,  $A \equiv B$  else test vector produces different outputs for **A** and **B**.

Keutzer & Seshia

23

## Boolean Satisfiability (SAT) Again


This time ask whether there is an input on which Circuit 1 and Circuit 2 differ? This time we don't expect one!



Keutzer & Seshia

24

## Looking at the Problem Afresh



Keutzer & Seshia

25

## Strategy

---

- For each combinational circuit, compute the Boolean function that it represents
- Compare the two Boolean functions you get
  - Circuits are equivalent iff functions are identical

What is a Boolean function representation of a circuit?

- Syntactic
- Semantic (Captures the meaning)


What we need is a **canonical** form (why?)

## Boolean Function Representations

---

- Syntactic: e.g.: 2-level form (SOP)
- Semantic: e.g.: Truth table
  - Is a truth table good enough?

## Canonical Form: Binary Decision Tree



If you don't store entire set of nodes, you have to enumerate them


– Doing what SAT does

Keutzer & Seshia

28

## Decision Graph

Share nodes in tree  $\Rightarrow$  graph.



Keutzer & Seshia

29


## Definition of a Binary Decision Diagram

A Binary Decision Diagram having root vertex  $v$  denotes a Boolean function  $f_v$

1. If  $v$  is a terminal vertex:

(a) if  $value(v) = 1$ , then  $f_v = 1$

(b) if  $value(v) = 0$ , then  $f_v = 0$



2. If  $v$  is a nonterminal vertex with  $index(v) = n$  then  $f_v$  is the function:

$$f_v(x_1, \dots, x_n) = !x_n f_{low(v)}(x_1, \dots, x_{n-1}) + x_n f_{high(v)}(x_1, \dots, x_{n-1})$$

Called the "Shannon decomposition"

## Definition of an Ordered BDD

A Binary Decision Diagram is *ordered* iff:

1. If  $v$  is a non-terminal vertex:


(a) if  $low(v)$  is a non-terminal then,  
 $index(v) < index(low(v))$  and

(b) if  $high(v)$  is a non-terminal then,  
 $index(v) < index(high(v))$  and


This property implies the property of *freedom* in BDDs:  
In traversing any path from a vertex in a OBDD to its root then we encounter each decision variable at most once.

## Ordered Binary Decision Diagram

$$f = x_1 x_2 + x_3$$



$$f = x_1 \bar{x}_2 x_3 + x_1 x_2 x_3 + \bar{x}_1 x_2 x_3$$



Inputs satisfy ordering restriction. Each node/vertex  $v$  in the graph has  $\text{index}(v)$ . Two children are  $\text{low}(v)$  and  $\text{high}(v)$ .  $\bar{0}$  and  $\bar{1}$  are terminal vertices, others are non-terminal.


$$\begin{aligned} \text{index}(v) < \text{index}(\text{low}(v)) & \quad \text{for all } v \\ \text{index}(v) < \text{index}(\text{high}(v)) \end{aligned}$$

Keutzer & Seshia

32

## Ordered BDDs Enough?

Storage is always a problem for Ordered Binary Decision Diagram (OBDD) can we simplify them further?



Keutzer & Seshia


33



## Reduced, Ordered BDDs

An Ordered Binary Decision Diagram (OBDD) may still have "redundant" vertices.

**Definition:** An OBDD is reduced, if it contains no vertex  $v$  with  $\text{low}(v) = \text{high}(v)$ , nor does it contain distinct vertices  $v$  and  $v'$  such that the subgraphs rooted by  $v$  and  $v'$  are isomorphic.



Can reduce an OBDD in  $O(|G| \log |G|)$  time.

Keutzer & Seshia

34


## Reduced Ordered BDDs

- Invented by Randal E. Bryant in mid-80s
  - IEEE Transactions on Computers 1986 paper is one of the most highly cited papers in EECS
- Key data structure for many EDA problems including in synthesis & verification
- Commonly known simply as BDDs
- Many variants of BDDs have proved useful in other tasks
- Links to coding theory (trellises), etc.

Keutzer & Seshia

35

## ROBDDs are Canonical



Keutzer & Seshia

36

## Proof that ROBDDs are canonical - 1

**Theorem (R. Bryant):** If  $G, G'$  are ROBDD's of a Boolean function  $f$  with  $k$  inputs then  $G$  and  $G'$  are identical.

**Exercise for next Wed. class (hint: use induction)**

Keutzer & Seshia

37