

# Testing in Enhanced Fault Models

Srinivas Devadas

MIT

Kurt Keutzer

UC Berkeley

1

## My Midterm

---


What are the three things you like best about my part of the course?

What are the three things that bug you the most?

What are three specific things you would change?

2

## Manufacture Verification (Test)




Is the  
manufactured  
circuit  
consistent  
with the  
implemented  
design?

Did they  
build  
what I  
wanted?

3


## Defect-related Yield Loss



fatal defect types (two types of short circuits, one type of open)


4

## Reduce to combinational problem



5

## Common fault Model



Single stuck-at fault

6

## Implications of Testability

Testability properties of circuits have interesting relationships with other properties of circuits:


- Primality/irredundancy of two-level logic
- Sensitizability of paths/false paths in multi-level logic

To understand these properties it's useful to begin with two-level circuits


7

## Redundancy and Testability

If a fault in a circuit is redundant, i.e., there is no test for it




Replace line on which fault resides with a constant 1 (SA1) or 0 (SA0).



8


## The Boolean n-Cube, $B^n$



- $B = \{0, 1\}$
- $B^2 = \{0, 1\} \times \{0, 1\} = \{00, 01, 10, 11\}$

9


## The Boolean n-Cube and a Cover




10

## What does this imply about the cover?

If a fault in a circuit is redundant, i.e., there is no test for it




Replace line on which fault resides with a constant 1 (SA1) or 0 (SA0). What does this do to the 2-level cover?



Removes a cube from the cover

11

## What happens to the n-cube?



12

## Redundancy of inputs

If a stuck-at-fault is redundant at the *input* to an AND gate then that input can be removed



13

## Implications of redundancy

If a stuck-at-fault is redundant at the *input* to an AND gate then that input can be removed

What does this do to the 2-level cover?





14

## Implications of redundancy

If a stuck-at-fault is redundant at the *input* to an AND gate then that input can be removed

What does this do to the 2-level cover?





$$\begin{matrix} 1 & 1 & 0 & 1 \\ 1 & - & 1 & 1 \end{matrix}$$
 non-prime  
irredundant  
cover

$$\begin{matrix} 1 & 1 & - & 1 \\ 1 & - & 1 & 1 \end{matrix}$$
 prime &  
irredundant  
cover

15

## What happens to the n-cube?





16



## Correspondence

Primality  $\Leftrightarrow$  s-a-1 faults on *AND* gate inputs


Irredundancy  $\Leftrightarrow$  s-a-0 faults on *OR* gate inputs




17

## Primality Test, Redundancy Test

$$F = ac + ab + bc'$$



**Primality Test**  
(Prime literal?)  
a, b, prime should yield  
 $F(0,0,0) = 0$



**Redundancy Test**  
(Redundant Cube?)  
Cube irredundant  
should yield  
 $F(1,0,0) = 1$

18

## Multiple-Output Functions

Given the two-output function below

000	01
010	01
100	01
101	01
110	11
111	11

They form a cover

110	11
1- -	01
-- 0	01

Prime and irredundant cover


11 -	11
1- -	01
-- 0	01

Is it fully testable for single stuck-at faults?

19

## Multiple-Output Functions - 2

abc	fg
11 -	11
1- -	01
-- 0	01





20

## Multiple-Output Functions - 3

a b c f g

1 1 - 1 1  
1 - - 0 1  
- - 0 0 1

1 1 - 1 0  
1 - 1 0 1  
- - 0 0 1



Need more than a prime cover

Each cube must be irredundant in each output


21

## Testable Multiple-Output Covers

- Modify Quine-McCluskey method
- Generate primes as usual
- During branch & bound covering check selected prime for unnecessary 1's in output part (i.e. check for unnecessary cubes in outputs)
- ⇒ If there are unnecessary 1's, replace prime in current solution with maximally (output) reduced cube.
- Any solution will be fully stuck-at-fault testable

22


## Other Defects – other fault models




fatal defect types (two types of short circuits, one type of open)  
How is this likely to affect circuit?

23


## Fault Models - 2



Multiple stuck-at faults



Gate delay fault




Path delay fault

24

## Multiple Stuck-At Faults

### $3^K$ Multifaults

**Theorem:** The set of tests detecting all single faults in a prime and irredundant single-output two-level circuit detect all multifaults.



$$f = ab + bc + ac$$

s-a-1 on a in ab


$$f' = b + bc + ac$$

Additional  
s-a-0 on bc gives

$$f' = b + ac$$

25

## Multiple Stuck-At Faults - 1




Three cases based on the effect of the multifault:

1. Cubes uniformly removed from f:

s-a-0 test for any removed cube will detect multifault

26

## Multiple Stuck-At Faults - 2




Three cases based on the effect of the multifault:  
2. Cubes uniformly raised/expanded in **f**:

s-a-1 test for some removed literal in cube  
(primality test) will detect multifault

27

## Multiple Stuck-At Faults - 3




Three cases based on the effect of the multifault:  
3. Some cubes removed, some raised:

- s-a-1 test for some removed literal in unremoved cube will detect multifault.
- Why must there be at least one such literal in one such cube?

28

## Multiple-Output Circuits

Theorem does not generalize to multi-outputs




fully  
single-fault  
testable  
  
8-fault is  
redundant

Need to implement each single-output “cone” as  
prime and irredundant circuit for full multifault  
testability

29

## Defect-related Yield Loss




fatal defect types (two types of short circuits, one type of open)  
How is this likely to affect circuit?


30

## Enhanced Model: Path Delay Faults

Need to propagate transition down the path that is to be tested




path from b to f is tested




paths from a, b to f are tested

31

## Robust/Hazard Free Testing



paths from a, b race to set f to 0



output glitches before transition from c propagate to f


Have to avoid races and hazards  $\Rightarrow$  robust testing

32




## Path Delay Fault Testability

Not all paths in a prime and irredundant two-level circuit are robustly testable



33

## Definitions



A path  $\Pi$  in circuit C is associated with a literal  $l$  in cube  $q$

A relatively essential vertex of a cube  $q$  is a *minterm* that is not in any other cube of C but is in  $q$

$l m!ab$  is a *relatively essential vertex* of  $q$  above


34

## Testability Conditions

Theorem: (Devadas & Keutzer) Let  $C$  be a single-output circuit. Let  $\Pi$  be a path in  $C$  that starts with  $l$  in cube  $q$ .

There exists a hazard-free robust delay fault test for  $\Pi$  if and only if:


- 1) There exists a vertex  $V_2$  that is a relatively essential vertex of  $q$  and
- 2) Vertex  $V_1$  distance-1 from  $V_2$  in  $l$  is in the OFF-set of  $C$ .



## Necessity

Suppose  $\langle W_1, V_2 \rangle$  is a delay-fault test for  $\Pi$ .

Suppose  $V_2$  is not a relatively essential vertex of  $q$ .




So  $V_2$  has to be a relatively essential vertex of  $q$ .

Clearly  $W_1$  has to be in the OFF-set of  $C$ .

But do  $W_1$  and  $V_2$  have to differ only in  $l$  ?

## Necessity - 2

If  $W_1$  and  $V_2$  are not distance-1 in  $l$  we can construct a  $V_1$  and  $V_2$  distance-1 in  $l$  that are a delay fault test for  $\Pi$ .




Need some literal  $m_i \in d_i$  such that  $m_i = 0$  for both  $W_1$  and  $V_2$ . Else glitch would invalidate test.

Just arbitrarily set remaining literals in  $W_1$  other than  $l$  to values in  $V_2$ .

37


## Example - 1



Relatively essential vertex of cube  $ab'10-$  is  $100$   
 But  $110$  (distance-1 from  $100$  in  $b$ ) is in the ON-set  
 Therefore, there is no robust path delay fault test for this path

38

## Example – II Another path



$\langle 111, 010 \rangle$  is a robust path delay fault test


Can construct distance-1 test by setting literals in  $V_1$  other than  $c$  to values in  $V_2$

Obtain  $\langle 011, 010 \rangle$ , which is also a robust test

39

## Testability of Multilevel Circuits

Were able to obtain necessary and sufficient conditions for robust path-delay-fault and multi-fault testability based on *primality* and *irredundancy* for two-level circuits




What about multilevel circuits?

40

## Equivalent Normal Form

ENF is a two-level representation of a multilevel circuit




$$E_M = b_{4,6} \bar{a}_{3,4,6} + b_{4,6} \bar{c}_{1,3,4,6} d_{1,3,4,6} \\ + a_{3,5,6} c_{1,3,5,6} \bar{d}_{2,5,6} + a_{3,5,6} c_{1,3,5,6} \bar{b}_{2,5,6} \\ + a_{3,5,6} \bar{d}_{1,3,5,6} \bar{d}_{3,5,6} + a_{3,5,6} \bar{d}_{1,3,5,6} \bar{b}_{2,5,6}$$

41

## Computing the ENF


Make the circuit fanout-free internally



42

## Computing the ENF - 2

Push inverters to primary inputs



There is a one-to-one correspondence between paths in above circuit and original circuit.

- Compute ENF by “flattening” circuit to sum-of-products form without using Boolean identities like  $a \cdot a \equiv a$ ,  $a \cdot \bar{a} \equiv 0$ , etc.

43

## Rules for ENF Computation

Primary inputs' ENF  $\equiv$  primary input literal

$$\begin{array}{c} a_A \\ b_B \end{array} \quad \text{AND gate } g \quad a_{A,g} \cdot b_{B,g}$$


$$\begin{array}{c} a_A \\ b_B \end{array} \quad \text{OR gate } g \quad a_{A,g} + b_{B,g}$$

$$a_A \quad \text{Inverter } g \quad \bar{a}_{A,g}$$

Do not use Boolean identities

44

## ENF Example




$$\begin{aligned}
 E_M = & b_{4,6} \bar{a}_{3,4,6} + b_{4,6} \bar{c}_{1,3,4,6} d_{1,3,4,6} \\
 & + a_{3,5,6} c_{1,3,5,6} \bar{d}_{2,5,6} + a_{3,5,6} c_{1,3,5,6} \bar{b}_{2,5,6} \\
 & + a_{3,5,6} \bar{d}_{1,3,5,6} \bar{d}_{3,5,6} + a_{3,5,6} \bar{d}_{1,3,5,6} \bar{b}_{2,5,6}
 \end{aligned}$$

45

## Relatively Essential Vertices (REVs)

In a two-level circuit




Vector which is relatively essential vertex of **q** was required for robust path delay fault test for path from **l** in **q**

We need a similar concept for multilevel circuits

46

## Paths and Path-Cube-Complexes



$$E_M = b_{4,6} \bar{a}_{3,4,6} + b_{4,6} \bar{c}_{1,3,4,6} d_{1,3,4,6} \\ + a_{3,5,6} c_{1,3,5,6} \bar{d}_{2,5,6} + a_{3,5,6} c_{1,3,5,6} \bar{b}_{2,5,6} \\ + a_{3,5,6} \bar{d}_{1,3,5,6} \bar{d}_{3,5,6} + a_{3,5,6} \bar{d}_{1,3,5,6} \bar{b}_{2,5,6}$$

Path  $a_{3,4,6}$

Path-cube-complex is  $b_{4,6} \bar{a}_{3,4,6}$


Path  $b_{2,5,6}$

Path-cube-complex  $a_{3,5,6} c_{1,3,5,6} \bar{b}_{2,5,6} + a_{3,5,6} \bar{d}_{1,3,5,6} \bar{b}_{2,5,6}$

47

## REVs and Path-Cube-Complexes

Corresponding concept to REV is REV of path cube complex



$$E_M = b_{4,6} \bar{a}_{3,4,6} + b_{4,6} \bar{c}_{1,3,4,6} d_{1,3,4,6} \\ + a_{3,5,6} c_{1,3,5,6} \bar{d}_{2,5,6} + a_{3,5,6} c_{1,3,5,6} \bar{b}_{2,5,6} \\ + a_{3,5,6} \bar{d}_{1,3,5,6} \bar{d}_{3,5,6} + a_{3,5,6} \bar{d}_{1,3,5,6} \bar{b}_{2,5,6}$$

R.E.V. of path-cube-complex of path  $c_{1,3,5,6}$  is the

R.E.V. of  $a_{3,5,6} c_{1,3,5,6} \bar{d}_{2,5,6} + a_{3,5,6} c_{1,3,5,6} \bar{b}_{2,5,6}$

What is this vertex?

48



## Associated Karnaugh Map

		00	01	11	10	cd
ab	00					
	01	ab				
	11	ad	bcd		acd	
	10	abd		abc		

R.E.V. of path-cube-complex of path  $c_{1,3,5,6}$  is the

R.E.V. of  $a_{3,5,6} c_{1,3,5,6} \bar{d}_{2,5,6} + a_{3,5,6} c_{1,3,5,6} \bar{b}_{2,5,6}$

What is the REV?

49

## Associated Karnaugh Map

		00	01	11	10	cd
ab	00					
	01	ab				
	11	ad	bcd		acd	
	10	abd		abc		

R.E.V. of path-cube-complex of path  $c_{1,3,5,6}$  is the

R.E.V. of  $a_{3,5,6} c_{1,3,5,6} \bar{d}_{2,5,6} + a_{3,5,6} c_{1,3,5,6} \bar{b}_{2,5,6}$

$V_2 = 1011$

50

## Testability Result


Theorem: (Devadas & Keutzer) A path  $\Pi$  be a path beginning from input  $I$  in a multilevel circuit  $C$  is testable if and only if there exists a vector pair  $\langle V_1, V_2 \rangle$  such that

- 1)  $V_2$  is a relatively essential vertex of the path-cube-complex of  $\Pi$
- 2) Vertex  $V_1$  distance-1 from  $V_2$  in  $I$  is in the OFF-set of  $C$ .

Analogous to the two-level case!

51

## Find a test for path $c_{1,3,5,6}$




R.E.V. of path-cube-complex of path  $c_{1,3,5,6}$  is the

R.E.V. of  $a_{3,5,6} c_{1,3,5,6} \bar{d}_{2,5,6} + a_{3,5,6} c_{1,3,5,6} \bar{b}_{2,5,6}$

$V_2 = 1011, V_1 = ?$

52

## Find a test for path $c_{1,3,5,6}$




R.E.V. of path-cube-complex of path  $c_{1,3,5,6}$  is the

R.E.V. of  $a_{3,5,6} c_{1,3,5,6} \bar{d}_{2,5,6} + a_{3,5,6} c_{1,3,5,6} \bar{b}_{2,5,6}$

$$V_2 = 1011, V_1 = 1001$$

53

## Path Delay Fault Tests



54

### Find a test for path $b_{2,5,6}$

		00	01	11	10	cd
ab	00					
	01	ab				
	11	ad	bcd		acd	
	10	abd		abc		

R.E.V. of path-cube-complex of path  $\bar{b}_{2,5,6}$  is the

R.E.V. of  $a_{3,5,6} d_{1,3,5,6} \bar{b}_{2,5,6} + a_{3,5,6} c_{1,3,5,6} \bar{b}_{2,5,6}$

What is REV?

55

### Find a test for path $b_{2,5,6}$

		00	01	11	10	cd
ab	00					
	01	ab				
	11	ad	bcd		acd	
	10	abd		abc		

R.E.V. of path-cube-complex of path  $\bar{b}_{2,5,6}$  is the

R.E.V. of  $a_{3,5,6} d_{1,3,5,6} \bar{b}_{2,5,6} + a_{3,5,6} c_{1,3,5,6} \bar{b}_{2,5,6}$

$V_2 = 1011, V_1 = ?$

56

## Find a test for path $b_{2,5,6}$

		00	01	11	10	cd
ab	00					
	01	(ab)				
	11	(ad)	(bcd)	(abc)	(acd)	
	10	(abd)		(abc)	(acd)	


R.E.V. of path-cube-complex of path  $\bar{b}_{2,5,6}$  is the

R.E.V. of  $a_{3,5,6} d_{1,3,5,6} \bar{b}_{2,5,6} + a_{3,5,6} c_{1,3,5,6} \bar{b}_{2,5,6}$

$V_2 = 1011, V_1 = ?$

57

## Path Delay Fault Tests




$V_1 = 1111$

$V_2 = 1011$


R.E.V. of  $\bar{b}_{2,5,6}$

58

## The World of True Paths



## The World of True Paths - 2



## Summary and Conclusions

---

Primarily a “theoretical lecture” – delay fault testing currently done by *ad hoc* methods

Material does a good job of integrating concepts from:

- 2-level optimization
- Testing
- Path sensitization and static timing analysis

Understand necessary and sufficient conditions for hazard-free delay fault testability

Can translate these into algorithms for producing delay fault tests

Have a constructive procedure for producing 2-level circuits which are multifault testable, delay-fault testable

Algebraic factorization on these circuits preserves testability properties – in extra slides

61

## Extras

---

62

## Synthesizing Testable Circuits

In general, paths in circuits are not hazard-free robust path-delay-fault testable

In a typical circuit perhaps only 15% of the paths have this property

Nevertheless, this is a desirable property to have


Can we synthesize circuits such that they have this property?

How about multifault testability?


63

## Key Observation: Algebraic Factorization

ENFs of two-level circuit and *algebraically factored* multilevel circuit are identical except for a renaming of tags.



$$E_f = a_{1,5} c_{1,5} + b_{2,5} c_{2,5} + a_{3,5} d_{3,5} + b_{4,5} d_{4,5}$$



$$E_g = a_{6,8} c_{7,8} + b_{6,8} c_{7,8} + a_{6,8} d_{7,8} + b_{6,8} d_{7,8}$$


64



## ENF Reducibility

Not only are ENF's syntactically identical there is a many-to-one mapping of tags from two-level circuit to multilevel circuit

$$E_f = a_{1,5} c_{1,5} + b_{2,5} c_{2,5} + a_{3,5} d_{3,5} + b_{4,5} d_{4,5} \quad E_g = a_{6,8} c_{7,8} + b_{6,8} c_{7,8} + a_{6,8} d_{7,8} + b_{6,8} d_{7,8}$$



65

## ENF Reducibility Implications

In two-level circuit each path-cube-complex consists of exactly one cube

In multilevel circuit each path-cube-complex can have more than one cube

OFF-sets of circuits are the same, and relatively essential vertices of cubes stay the same.


Therefore, testability and test vector sets are maintained.

66

## Synthesis Procedures

If two-level circuit has full path-delay fault testability, algebraically factored circuit will have full testability.

Same vectors can be applied for delay fault testability.




This gives a constructive synthesis procedure for multifault testability and path-delay fault testability

- create 2-level circuit with the property
- algebraically factor


67

## Multilevel Circuit



68

## Multiply-out => 2-level circuit and ENF




The Equivalent Normal Form (Armstrong - IEEETC, 1966) is a simple sum-of-products representation of the multilevel circuit.

$$\begin{aligned}
 M = & b\{5,9\} \cdot \bar{a}\{1,4,5,9\} + b\{5,9\} \cdot \bar{c}\{2,3,4,5,9\} \cdot d\{3,4,5,9\} \\
 & + a\{1,4,6,8,9\} \cdot \underline{c}\{2,3,4,6,8,9\} \cdot \underline{b}\{7,8,9\} \\
 & + a\{1,4,6,8,9\} \cdot \underline{c}\{2,3,4,6,8,9\} \cdot \underline{d}\{7,8,9\} \\
 & + a\{1,4,6,8,9\} \cdot \underline{d}\{3,4,6,8,9\} \cdot \underline{b}\{7,8,9\} \\
 & + a\{1,3,6,8,9\} \cdot \underline{d}\{3,4,6,8,9\} \cdot \underline{d}\{7,8,9\}
 \end{aligned}$$

69

## Multifault Equivalence



Test vectors for 2-level cover multifaults in multilevel ckt too

70

## Summary and Conclusions

Understand necessary and sufficient conditions for hazard-free delay fault testability

Can translate these into algorithms for producing delay fault tests


Have a constructive procedure for producing 2-level circuits which are multifault testable, delay-fault testable

Algebraic factorization on these circuits preserves testability properties

71

## Path Delay Fault Testability

Not all paths in a prime and irredundant two-level circuit are robustly testable



72