Session 3: Simulation vs.
Simulation - Review
Problems in Simulation
What is Formal Verification?
Formal Verification
Formal Verification - History
Simulation vs.
Verilog Extensions for VIS
Enumerated Types
What is Non-determinism?
What is Non-determinism? - cont’d
Why Non-determinism?
Non-determinism in Verilog
